and -60dB at 10MHz.

range.

Serially Controlled Audio/Video Switches

Features

- +2.7V to +5.5V Single-Supply Operation
- SPST and SPDT Switches
- 65 Ω (max) RoN with +5V Supply
- Audio Performance
 -83dB Off-Isolation at 20kHz
 -84dB Crosstalk at 20kHz
- Video Performance

 -48dB Off-Isolation at 10MHz
 -60dB Crosstalk at 10MHz
- Serial Interface
 2-Wire I²C Compatible (MAX4584)
 3-Wire SPI/QSPI/MICROWIRE Compatible (MAX4585)

Applications

General Description

The MAX4584/MAX4585 serial-interface, programmable

switches are ideal for multimedia applications. Each

device contains one normally open (NO) single-pole/ single-throw (SPST) switch and one single-pole/double-

throw (SPDT) switch. The MAX4584/MAX4585 feature

 65Ω on-resistance, 4Ω on-resistance matching

between channels, and 5Ω on-resistance flatness.

Additionally, they have off-isolation of -83dB at 20kHz and -48dB at 10MHz, with crosstalk of -84dB at 20kHz

The MAX4584 uses a 2-wire I²C[™]-compatible serial

interface; the MAX4585 uses a 3-wire SPI™/QSPI™/

MICROWIRE[™]-compatible interface. Both devices are

available in a 10-pin µMAX package and are specified

for the extended-industrial (-40°C to +85°C) temperature


Cellular Phones and Accessories Private Mobile Radios (PMRs) PC Multimedia Audio/Video Routing Industrial Equipment Set-Top Boxes Video Conferencing High-End Audio Equipment

Ordering Information

| PART | TEMP. RANGE | PIN-PACKAGE |
|------------|----------------|-------------|
| MAX4584EUB | -40°C to +85°C | 10 µMAX |
| MAX4585EUB | -40°C to +85°C | 10 µMAX |

Pin Configuration/ Functional Diagram

Maxim Integrated Products 1



I²C is a trademark of Philips Corp. SPI/QSPI are trademarks of Motorola, Inc. MICROWIRE is a trademark of National Semiconductor Corp.

M/X/W

For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800. For small orders, phone 1-800-835-8769.

ABSOLUTE MAXIMUM RATINGS

| V+ to GND0.3V to +6V COM_ and NO to GND (Note 1)0.3V to (V+ + 0.3V) A, CS, SDA, DIN, SCL, and SCLK to GND0.3V to +6V |
|--|
| Continuous Current into Any Terminal |
| (pulsed at 1ms, 10% duty cycle)±40mA ESD per Method 3015.7>2kV |

| Continuous Power Dissipation ($T_A = +70^{\circ}C$) | |
|---|----------------|
| µMAX (derate 4.1mW/°C above +70°C) | 330mW |
| Operating Temperature Range | 40°C to +85°C |
| Storage Temperature Range | 65°C to +150°C |
| Lead Temperature (soldering, 10sec) | +300°C |

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 1: Signals on NO__ or COM_ exceeding V+ or ground are clamped by internal diodes. Limit forward-diode current to maximum current rating.

ELECTRICAL CHARACTERISTICS—Single +5V Supply

(V+ = +5V ±5%, $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $T_A = +25^{\circ}$ C.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | | MIN | TYP | MAX | UNITS |
|---|--|---|------------------------------|-----|-------|-----|-------|
| ANALOG SWITCHES | | | | | | | |
| Analog Signal Range (Note 3) | V _{NO} , Vcom_ | | | 0 | | V+ | V |
| On-Resistance | $R_{ON} \qquad \begin{array}{c} V_{+} = 4.75V, \\ V_{NO__} = 3V, \\ I_{COM_} = 4mA \end{array} \qquad \begin{array}{c} T_{A} = +25^{\circ}C \\ T_{A} = T_{MIN} \text{ to } T_{MAX} \end{array}$ | $T_A = +25^{\circ}C$ | | 45 | 65 | Ω | |
| On-nesistance | | | $T_A = T_{MIN}$ to T_{MAX} | | | 80 | 52 |
| On-Resistance Match Between Channels | ΔR_{ON} | V+ = 4.75V, V _{NO} = 3V, | $T_A = +25^{\circ}C$ | | 2 | 4 | Ω |
| (Note 4) | | | $T_A = T_{MIN}$ to T_{MAX} | | | 5 | 52 |
| On-Resistance | R _{FLAT} | V+ = 4.75V; V _{NO_} = 1V, 2V, 3V; | $T_A = +25^{\circ}C$ | | 2 | 5 | Ω |
| Flatness (Note 5) | | $I_{COM} = 4mA$ | $T_A = T_{MIN}$ to T_{MAX} | | | 6.5 | 22 |
| NO | | V+ = 5.25V; V _{NO_} = 1V, 4.5V; | $T_A = +25^{\circ}C$ | -1 | 0.001 | 1 | nA |
| Off-Leakage Current (Note 6) | I _{NO_ (OFF)} | $V_{COM} = 4.5V, 1V$ | $T_A = T_{MIN}$ to T_{MAX} | -10 | | 10 | |
| COM_ | | V+ = 5.25V; V _{NO_} = 1V, 4.5V; | $T_A = +25^{\circ}C$ | -1 | 0.001 | 1 | nA |
| Off-Leakage Current (Note 6) | ICOM_(OFF) | $V_{COM} = 4.5V, 1V$ | $T_A = T_{MIN}$ to T_{MAX} | -10 | | 10 | |
| COM_ | | V+ = 5.25V; V _{NO_} = 1V, 4.5V, or | $T_A = +25^{\circ}C$ | -1 | 0.002 | 1 | nA |
| On-Leakage Current (Note 6) | ICOM_(ON) | floating; VCOM_ = 1V, 4.5V | $T_A = T_{MIN}$ to T_{MAX} | -10 | | 10 | |
| AUDIO PERFORMANCE | | | | · | | | |
| Off-Isolation (Note 7) | VISO(A) | $V_A = 1V_{RMS}$, $f_{IN} = 20k_{I}$ $R_L = 600\Omega$, Figure 8 | Hz, | | -83 | | dB |
| Channel-to-Channel Crosstalk | V _{CT(A)} | $V_A = 1V_{RMS}$, $f_{IN} = 20kI$ $R_S = 600\Omega$, Figure 8 | Hz, | | -84 | | dB |



ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

(V+ = +5V ±5%, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.) (Note 2)

| PARAMETER | SYMBOL | CONDITIONS | | MIN | TYP | MAX | UNITS |
|------------------------------|--------------------|--|------------------------------|-----|-----|-----|-------|
| VIDEO PERFORMANCE | | I | | 1 | | | I |
| Off-Isolation (Note 7) | VISO(V) | $V_A = 1V_{RMS}$, $f_{IN} = 10N$ $R_L = 50\Omega$, Figure 8 | ЛНz, | | -48 | | dB |
| Channel-to-Channel Crosstalk | V _{CT(V)} | $V_A = 1V_{RMS}$, $f_{IN} = 10N$ $R_S = 50\Omega$, Figure 8 | ЛНz, | | -60 | | dB |
| -0.1dB Bandwidth | BW | $R_S = 75\Omega, R_L = 1k\Omega$ | | | 5 | | MHz |
| -3dB Bandwidth | BW | $R_S = 50\Omega, R_L = 50\Omega$ | | | 300 | | MHz |
| NO Off-Capacitance | COFF | f _{IN} = 1MHz | | | 5 | | pF |
| DYNAMIC TIMING (Notes, 8, 11 | I, and Figure | 5) | | | | | |
| Turn-On Time | ton | $V_{NO_{-}} = 2.5V,$ $T_A = +25^{\circ}C$ $C_L = 35pF,$ | | 275 | 400 | ns | |
| | UN | $R_L = 5k\Omega$ | $T_A = T_{MIN}$ to T_{MAX} | | | 500 | 115 |
| Turn-Off Time | tOFF | V _{NO_} = 2.5V, C _L = 35pF, | $T_A = +25^{\circ}C$ | | 125 | 200 | ns |
| | UFF | $R_L = 300\Omega$ | $T_A = T_{MIN}$ to T_{MAX} | | | 250 | 115 |
| Break-Before-Make Time | tBBM | V _{NO_} = 2.5V, Figure | 6 | 10 | 50 | | ns |
| Charge Injection | Q | $C_L = 1.0nF, V_S = 0, R_S = 0, Figure 7$ | | | 3 | | рС |
| POWER SUPPLY | | | | • | | | |
| Power-Supply Voltage Range | V+ | | | 2.7 | | 5.5 | V |
| Supply Current | l+ | All logic inputs = 0 or | V+ | | 5 | 10 | μA |

ELECTRICAL CHARACTERISTICS—Single +3V Supply

(V+ = +3.0V ±10%, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

| PARAMETER | SYMBOL | CONDITIONS | | MIN | TYP | MAX | UNITS |
|---|---|--|--|-----|-------|-------------|---------|
| ANALOG SWITCHES | | | | - I | | | I |
| Analog Signal Range (Note 3) | V _{NO} , V _{COM_} | | | 0 | | V+ | V |
| On-Resistance | Ron | V+ = 2.7V, V _{NO_} = 1V, | $T_A = +25^{\circ}C$ | | 65 | 110 | Ω |
| On nesistance | NON | $I_{COM} = 4mA$ | $T_A = T_{MIN}$ to T_{MAX} | | | 130 | 32 |
| On-Resistance Match Between Channels | ΔRon | V+ = 2.7V, V _{NO_} = 1V, | $T_A = +25^{\circ}C$ | | 3 | 5 | Ω |
| (Note 4) | | $I_{COM} = 4mA$ | $T_A = T_{MIN}$ to T_{MAX} | | | 6 | 52 |
| On-Resistance | R _{FLAT} | $V_{+} = 2.7V;$ | $T_A = +25^{\circ}C$ | | 3 | 10 | Ω |
| Flatness (Note 5) | UFLAT | V _{NO} = 1V, 1.5V, 2V; I _{COM_} = 4mA | $T_A = T_{MIN}$ to T_{MAX} | | | 12 | 52 |
| NO Off-Leakage | | V+ = 3.6V; V _{COM} _ = 0.5V, 3V; | $T_A = +25^{\circ}C$ | -1 | 0.001 | 1 | nA |
| Current (Notes 6, 9) | INO(OFF) | $V_{COM} = 0.5V, 3V;$ $V_{NO} = 3V, 0.5V$ | $T_A = T_{MIN}$ to T_{MAX} | -10 | | 10 | |
| COM_ Off-Leakage | | V+ = 3.6V; V _{COM} _ = 0.5V, 3V; | $T_A = +25^{\circ}C$ | -1 | 0.001 | 1 | nA |
| Current (Notes 6, 9) | ICOM_(OFF) | $V_{NO_{-}} = 0.3V, 3V,$ $V_{NO_{-}} = 3V, 0.5V$ | $T_A = T_{MIN}$ to T_{MAX} | -10 | | 10 | |
| COM _ On-Leakage | $I_{COM_(ON)} \begin{array}{c} V_{+} = 3.6V; \\ V_{COM_} = 0.5V, 3V; \\ V_{NO\} = 0.5V, 3V, \\ or \ floating \end{array}$ | $V_{COM} = 0.5V, 3V;$ | T _A = +25°C | -1 | 0.002 | 1 | – nA |
| Current (Notes 6, 9) | | $T_A = T_{MIN}$ to T_{MAX} | -10 | | 10 | | |
| AUDIO PERFORMANCE | | | | | | | L |
| Off-Isolation (Note 7) | VISO(A) | V _A = 0.5V _{RMS} , f _{IN} = 2 Figure 8 | 20 kHz, R _L = 600 Ω , | | -83 | | dB |
| Channel-to-Channel Crosstalk | V _{CT(A)} | $V_A = 0.5V_{RMS}$, $f_{IN} = 2$ Figure 8 | 20 kHz, R _S = 600 Ω , | | -84 | | dB |
| VIDEO PERFORMANCE | L | | | | | | |
| Off-Isolation | VISO(V) | $V_A = 0.5V_{RMS}$, $f_{IN} = 1$ Figure 8 | $0MHz, R_L = 50\Omega,$ | | -48 | | dB |
| Channel-to-Channel Crosstalk | V _{CT(V)} | V _A = 0.5V _{RMS} , f _{IN} = 1 Figure 8 | $V_A = 0.5V_{RMS}$, $f_{IN} = 10MHz$, $R_S = 50\Omega$, Figure 8 | | -60 | | dB |
| -3dB Bandwidth | BW | $R_{\rm S} = 50\Omega, R_{\rm L} = 50\Omega$ | | | 200 | | MHz |
| NO Off-Capacitance | COFF | f _{IN} = 1MHz | | | 5 | | pF |
| DYNAMIC TIMING (Notes 8, 11 | , and Figure ! | ō) | | 1 | | | 1 |
| Turn-On Time | ton | $V_{NO_{_}} = 1.5V,$ $R_{L} = 5k\Omega, C_{L} = 35pF$ | $T_A = +25^{\circ}C$ $T_A = T_{MIN}$ to T_{MAX} | | 400 | 800 1000 | ns |
| Turn-Off Time | toff | V _{NO_} = 1.5V, | $T_{A} = +25^{\circ}C$ | | 200 | 350 | ns |
| | | $R_{L} = 300\Omega, C_{L} = 35p$ | | | | 500 | |
| Break-Before-Make Time | tввм | $V_{NO_{}} = 1.5V$, Figure | 9 6 | 10 | 100 | | ns |

I/O INTERFACE CHARACTERISTICS

(V+ = +2.7V to +5.25V, T_A = T_{MIN} to T_{MAX}, unless otherwise noted. Typical values are at T_A = +25°C.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|---------------------------|----------------------------|--------------------------|-----|------|-----|-------|
| DIGITAL INPUTS (SCLK, DIN | I, CS , SCL, SD | A, A) | | | | |
| Input Low Voltage | Mu | V+ = 5V | | | 0.8 | V |
| | VIL | V+ = 3V | | | 0.6 | V |
| Input High Voltage | | V+ = 5V | 3 | | | V |
| | VIH | V+ = 3V | 2 | | | 1 |
| Input Hysteresis | VHYST | | | 0.2 | | V |
| Input Leakage Current | ILEAK | Digital inputs = 0 or V+ | -1 | 0.01 | 1 | μA |
| Input Capacitance | CIN | | | 5 | | pF |
| DIGITAL OUTPUT (SDA) | | | | | | |
| Output Low Voltage | Vol | I _{SINK} = 6mA | | | 0.4 | V |

2-WIRE TIMING CHARACTERISTICS

(Figures 1 and 2, V+ = +2.7V to +5.25V, f_{SCL} = 100kHz, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|--|---------------------|---|---------------------------|-----|-----|-------|
| | 6 | V+ = 2.7V to 5.25V | 0 | | 100 | |
| SCL Clock Frequency | fscl | V+ = 4.75V to 5.25V | | | 400 | kHz |
| Bus Free Time Between Stop and Start Conditions | tBUF | | 4.7 | | | μs |
| Hold Time After Start Condition | thd:sta | The first clock is generated after this period. | 4.0 | | | μs |
| Stop Condition Setup Time | tsu:sto | | 4.0 | | | μs |
| Data Hold Time | t _{HD:DAT} | | 0 | | | μs |
| Data Setup Time | tsu:dat | | 250 | | | ns |
| Clock Low Period | tLOW | | 4.7 | | | μs |
| Clock High Period | thigh | | 4.0 | | | μs |
| SCL/SDA Rise Time (Note 10) | t _R | | 20 + 0.1C _B | | 300 | ns |
| SCL/SDA Fall Time (Note 10) | tF | | 20 + 0.1C _B | | 300 | ns |

MAX4584/MAX4585

3-WIRE TIMING CHARACTERISTICS

(Figures 3 and 4, V+ = +2.75V to +5.25V, f_{OP} = 2.1MHz, T_A = T_{MIN} to T_{MAX} , unless otherwise noted. Typical values are at T_A = +25°C.)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
|----------------------------|-----------------|---------------------|-----|-----|-----|-------|
| | fan | V+ = 2.7V to 5.25V | 0 | | 2.1 | MHz |
| Operating Frequency | fop | V+ = 4.75V to 5.25V | | | 10 | |
| DIN to SCLK Setup | t _{DS} | | 100 | | | ns |
| DIN to SCLK Hold | tDH | | 0 | | | ns |
| CS Fall to SCLK Rise Setup | tcss | | 100 | | | ns |
| CS Rise to SCLK Hold | tсsн | | 0 | | | ns |
| SCLK Pulse Width Low | tCL | | 200 | | | ns |
| SCLK Pulse Width High | t _{CH} | | 200 | | | ns |
| Rise Time (SCLK, DIN, CS) | t _R | | | | 2 | μs |
| Fall Time (SCLK, DIN, CS) | tF | | | | 2 | μs |
| CS Pulse Width High | tcsw | | | 40 | | ns |

Note 2: Algebraic convention is used in this data sheet; the most negative value is shown in the minimum column.

- Note 3: Guaranteed by design. Not subject to production testing.
- Note 4: $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$.

Note 5: Resistance flatness is defined as the difference between the maximum and minimum on-resistance values, as measured over the specified analog signal range.

Note 6: Leakage parameters are 100% tested at maximum rated temperature and guaranteed by correlation at T_A = +25°C.


Note 7: Off-isolation = 20 log (V_{COM} / V_{NO}), V_{COM} = output, V_{NO} = input to off switch.

Note 8: All timing is measured from the clock's falling edge preceding the ACK signal for 2-wire and from the rising edge of \overline{CS} for 3-wire. Turn-off time is defined at the output of the switch for a 0.5V change, tested with a 300 Ω load to ground. Turn-on time is defined at the output of the switch for a 0.5V change and measured with a 5k Ω load resistor to GND. All timing is shown with respect to 20% V+ and 70% V+, unless otherwise noted.


Note 9: Leakage testing is guaranteed by testing with a +5.25V supply.


Note 10: C_B = capacitance of one bus line in pF. Tested with C_B = 400pF.

Note 11: Typical values are for MAX4584 devices.









_Typical Operating Characteristics (continued)

(V+ = +5V, T_A = +25°C, unless otherwise noted.)

MAX4584/MAX4585

Pin Description

| | PIN | | FUNCTION |
|---------|---------|------|--|
| MAX4584 | MAX4585 | NAME | FUNCTION |
| 1 | 1 | COM1 | Analog Switch SPDT Common Terminal |
| 2 | _ | А | LSB+2 of the 2-Wire Serial-Interface Address Field |
| _ | 2 | CS | Chip Select of the 3-Wire Serial Interface |
| 3 | _ | SDA | Data Input of the 2-Wire Serial Interface |
| _ | 3 | DIN | Data Input of the 3-Wire Serial Interface |
| 4 | 4 | V+ | Supply Voltage |
| 5 | _ | SCL | Clock Input of the 2-Wire Serial Interface |
| — | 5 | SCLK | Clock Input of the 3-Wire Serial Interface |
| 6 | 6 | NO2 | Normally Open SPST Terminal |
| 7 | 7 | COM2 | Analog Switch SPST Common Terminal |
| 8 | 8 | GND | Ground |
| 9 | 9 | NO1B | Normally Open Terminal |
| 10 | 10 | NO1A | Normally Open Terminal |




Figure 1. 2-Wire Serial-Interface Timing Diagram

Detailed Description

The MAX4584/MAX4585 are serial-interface, programmable switches. Each device contains one normally open (NO) single-pole/single-throw (SPST) switch and one single-pole/double-throw (SPDT) switch. The switches are independently controlled through the onchip serial interface. The MAX4584 uses a 2-wire I²Ccompatible serial communications protocol; the MAX4585 uses a 3-wire SPI/QSPI/MICROWIRE-compatible serial communications protocol.

These devices operate from a single +2.7V to +5.5V supply and are optimized for use with an audio frequency of 20kHz and video frequencies up to 10MHz. They feature 65 Ω on-resistance, 4 Ω on-resistance matching between channels, and 5 Ω on-resistance flat-

ness. Audio off-isolation is -83dB at 20kHz, and crosstalk is at least -84dB at 20kHz. Video off-isolation is -48dB at 10MHz, and crosstalk is at least -60dB at 10MHz.

Applications Information

Switch Control

The MAX4584/MAX4585 have a common command-bit structure; the only difference between them is the interface type (2-wire or 3-wire, respectively).

The command controls the open/closed states of the various switches. Table 1 shows the configuration of the data bits and their related switches. After a command is issued, a logic "1" in any data-bit location clos-



| COMMAND BIT | SWITCH | TERMINALS | POWER-UP STATE |
|----------------|--------------|-----------|-------------------|
| D7 (MSB) | Х | _ | Х |
| D6 | Х | | Х |
| D5 | Х | — | Х |
| D4 | Х | — | Х |
| D3 | Х | — | Х |
| D2 | NO2 to COM2 | 6, 7 | 0 (Open) |
| D1 | NO1B to COM1 | 9, 1 | 1 (Closed) |
| D0 (LSB) | NO1A to COM1 | 10, 1 | 0 (Open) |

Table 1. Command-Bit Mapping

Table 2. Truth Table

| LOGIC | NO1_ AND NO2 |
|-------|--------------|
| 0 | OPEN |
| 1 | CLOSED |

Table 3. Address Bit Map

| ADDRESS BIT (A) | ADDRESS |
|-----------------|-----------|
| 0 | 0110 1010 |
| 1 | 0110 1110 |

X = Don't care




Figure 2. A Complete 2-Wire Serial-Interface Transmission

es the associated switch (Table 2). A logic "0" in any data-bit location opens the associated switch.

2-Wire Serial Interface

The MAX4584 uses a 2-wire l^2C -compatible serial interface. The COM_ register uses the "SendByte" protocol, which consists of an address byte followed by a command byte (Table 1).

To address a given IC, bit A in the address byte must duplicate the value present at the A pin of that IC. The rest of the address bits must match those shown in Table 3. The command byte details are described in the *Switch Control* section.

The 2-wire serial interface requires only two I/O lines of a standard microprocessor (μ P) port. Figures 1 and 2 detail the timing diagram for signals on the 2-wire bus, and Tables 1 and 3 detail the format of the signals. The MAX4584 is a receive-only device and must be controlled by the bus master device. A bus master device communicates by transmitting the address byte of the slave device over the bus and then transmitting the desired information. Each transmission consists of a start condition, an address byte, a command byte, and finally a stop condition. The slave device acknowledges



the recognition of its address by pulling the SDA line low for one clock period after the address byte is transmitted. The slave device also issues a similar acknowledgment after the command byte.

Start and Stop Conditions

The bus master signals the beginning of a transmission with a start condition by transitioning SDA from high to low while SCL is high. When the bus master has finished communicating with the slave device, it issues a stop condition by transitioning SDA from low to high while SCL is high. The bus is then free for another transmission.

Slave Address (Address Byte)

The MAX4584 uses an 8-bit-long slave address. To select a slave address, connect A to V+ or GND. The MAX4584 has two possible slave addresses, so a maximum of two of these devices may share the same address line. The slave device MAX4584 monitors the serial bus continuously, waiting for a start condition followed by an address byte. When a slave device recognizes its address (01101A10), it acknowledges that it is ready for further communication by pulling the SDA line low for one clock period.






Figure 3. 3-Wire Serial-Interface Timing Diagram




Figure 4. A Complete 3-Wire Serial Transmission

3-Wire Serial Interface

The MAX4585 3-wire serial interface is SPI/ QSPI/MICROWIRE compatible. An active-low chipselect (CS) input enables the device to receive data for the serial input (DIN). Data is clocked in on the rising edge of the serial-clock (SCLK) signal. A total of 8 bits are needed in each write cycle. The first bit clocked into the MAX4585 is the command byte's MSB; the last bit clocked in is the data byte's LSB. The first 5 bits of the command byte are "don't care." While shifting data, the device remains in its original configuration. After all 8 bits are clocked into the input shift register, a rising edge on CS latches the data into the MAX4585's internal registers, initiating the device's change of state. Figures 3 and 4 detail the 3-wire protocol, and Table 1 details the command byte format.

Addressable Serial Interface

To program several MAX4585s individually using a single μ P, connect DIN of each MAX4585 together and control \overline{CS} on each MAX4585 separately. To select a particular device, drive the corresponding \overline{CS} low, clock in the 8-bit command, then drive \overline{CS} high to execute the command. Typically, only one MAX4585 is addressed at a time.

Power-Up State

The MAX4584/MAX4585 feature a preset power-up state. See Table 1 to determine the power-up state of these devices.

Chip Information

TRANSISTOR COUNT: 2259

Test Circuits/Timing Diagrams




Figure 5. Switching Time





Figure 6. Break-Before-Make Interval



MAX4584/MAX4585



Test Circuits/Timing Diagrams (continued)

Figure 7. Charge Injection




Figure 8. Off-Isolation and Crosstalk

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600

© 1999 Maxim Integrated Products

12

Printed USA

MAXIM is a registered trademark of Maxim Integrated Products.